Regviz

Silicon Labs /MGM240PB32VNN /GPIO_S /RAC_ROUTEEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RAC_ROUTEEN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A120F1536GM48/GPIO_S/RAC_ROUTEEN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LNAENPEN)LNAENPEN 0 (PAENPEN)PAENPEN

Description

RAC pin enable

Fields

LNAENPEN

LNAEN pin enable control bit
PAENPEN

PAEN pin enable control bit

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data